Vertical cross phase demodulation circuit

Publication number: TW462168 (B)
Publication date: 2001-11-01

Publication date: Inventor(s):

YOSHIE KAZUAKI [JP]

Applicant(s): Classification: SANYO ELECTRIC CO [JP]

- international:

H04N5/455; H04L25/06; H04L27/22; H04N5/455; H04L25/06; 📆 JP2000278341 (A)

H04L27/22; (IPC1-7): H04L27/22

- European:

H04L25/06A3; H04L27/22

Application number: TW20000104686 20000315 Priority number(s): JP19990081787 19990325 more >>

Also published as:

EP1039703 (A2)


EP1039703 (A3)

EP1039703 (B1)

US6731698 (B1)

Abstract of TW 462168 (B)

In the vertical cross phase demodulation circuit, a simple circuit is used to eliminate DC offset. When a clock reproduction circuit 6 is locked, a phase comparator 9 detects a level difference [Delta]E between a zero crossing point and a true 0 level. The level difference [Delta]E represents an offset level and maintains the level difference [Delta]E of the original level output. After being flattened by the LPF 12, the level difference [Delta]E is input to adders 14 and 15 so as to eliminate a DC offset.



Data supplied from the esp@cenet database — Worldwide